LPDDR5X

Leaked Diagrams Outline AMD’s RDNA 5/‘UDNA’ GPU Stack With 96-CU Flagship and 512-Bit Bus

Plausible but unconfirmed forum posts point to a four-die family, a revised CU definition, and cache changes drawn from datacenter designs ahead of expected 2026 production.